

## CLAIM AMENDMENTS

1-60. (Canceled)

1        61. (New) A semiconductor package device, comprising:  
2              an insulative housing with a top surface, a bottom surface, a peripheral side surface  
3              between the top and bottom surfaces, and an inner side surface opposite the peripheral side  
4              surface, wherein the bottom surface includes a peripheral portion adjacent to the peripheral and  
5              inner side surfaces and a central portion within the peripheral portion adjacent to the inner side  
6              surface and spaced from the peripheral side surface, the peripheral portion protrudes downwardly  
7              from the central portion, and the top and bottom surfaces, peripheral and inner side surfaces and  
8              peripheral and central portions are exposed;

9              a semiconductor chip within the insulative housing, wherein the chip includes an upper  
10          surface, a lower surface and an outer side surface between the upper and lower surfaces, the  
11          upper surface includes a conductive pad, faces towards the central portion and faces away from  
12          the top surface, and the insulative housing contacts the chip; and

13              a lead that protrudes laterally from and extends through the peripheral side surface and is  
14          electrically connected to the pad.

1        62. (New) The device of claim 61, wherein the insulative housing includes a first single-  
2          piece housing portion and a second single-piece housing portion, the first single-piece housing  
3          portion provides the top surface, the peripheral and inner side surfaces and the peripheral portion  
4          of the bottom surface, and the second single-piece housing portion provides the central portion of  
5          the bottom surface.

1        63. (New) The device of claim 62, wherein the first single-piece housing portion  
2          contacts the lower and outer side surfaces.

1        64. (New) The device of claim 62, wherein the first single-piece housing portion is  
2 spaced from the upper surface.

1        65. (New) The device of claim 62, wherein the second single-piece housing portion is no  
2 closer to the top surface than the upper surface is to the top surface.

1        66. (New) The device of claim 62, wherein the second single-piece housing portion is  
2 farther from the top surface than the lower surface is from the top surface.

1        67. (New) The device of claim 61, wherein the peripheral portion of the bottom surface  
2 is outside a periphery of the chip, and the central portion of the bottom surface is within and  
3 outside the periphery of the chip.

1        68. (New) The device of claim 61, wherein the peripheral portion of the bottom surface  
2 is shaped as a rectangular peripheral ledge.

1        69. (New) The device of claim 61, wherein the device includes a plurality of leads, the  
2 chip includes a plurality of pads, each of the leads is electrically connected to one of the pads  
3 inside the insulative housing and outside the chip, and the leads are arranged as TSOP leads that  
4 protrude laterally from and extend through the peripheral side surface and an opposing peripheral  
5 side surface of the insulative housing.

1        70. (New) The device of claim 61, wherein the device is devoid of wire bonds, TAB  
2 leads and solder joints.

1        71. (New) A semiconductor package device, comprising:  
2            an insulative housing with a top surface, a bottom surface, a peripheral side surface  
3 between the top and bottom surfaces, and an inner side surface opposite the peripheral side  
4 surface, wherein the bottom surface includes a peripheral portion adjacent to the peripheral and  
5 inner side surfaces and a central portion within the peripheral portion adjacent to the inner side

6 surface and spaced from the peripheral side surface, the peripheral portion protrudes downwardly  
7 from the central portion, and the top and bottom surfaces, peripheral and inner side surfaces and  
8 peripheral and central portions are exposed;

9 a semiconductor chip within the insulative housing, wherein the chip includes an upper  
10 surface, a lower surface and an outer side surface between the upper and lower surfaces, the  
11 upper surface includes a conductive pad, faces towards the central portion and faces away from  
12 the top surface, and the insulative housing covers the lower surface and contacts the chip; and

13 a lead that protrudes laterally from and extends through the peripheral side surface and is  
14 electrically connected to the pad, wherein an electrically conductive path between and in contact  
15 with the lead and the pad is devoid of a wire bond.

1 72. (New) The device of claim 71, wherein the insulative housing includes a first single-  
2 piece housing portion and a second single-piece housing portion, the first single-piece housing  
3 portion provides the top surface, the peripheral and inner side surfaces and the peripheral portion  
4 of the bottom surface, and the second single-piece housing portion provides the central portion of  
5 the bottom surface.

1 73. (New) The device of claim 72, wherein the first single-piece housing portion  
2 contacts the lower and outer side surfaces.

1 74. (New) The device of claim 72, wherein the first single-piece housing portion is  
2 spaced from the upper surface.

1 75. (New) The device of claim 72, wherein the second single-piece housing portion is no  
2 closer to the top surface than the upper surface is to the top surface.

1 76. (New) The device of claim 72, wherein the second single-piece housing portion is  
2 farther from the top surface than the lower surface is from the top surface.

1        77. (New) The device of claim 71, wherein the peripheral portion of the bottom surface  
2 is outside a periphery of the chip, and the central portion of the bottom surface is within and  
3 outside the periphery of the chip.

1        78. (New) The device of claim 71, wherein the peripheral portion of the bottom surface  
2 is shaped as a rectangular peripheral ledge.

1        79. (New) The device of claim 71, wherein the device includes a plurality of leads, the  
2 chip includes a plurality of pads, each of the leads is electrically connected to one of the pads  
3 inside the insulative housing and outside the chip, and the leads are arranged as TSOP leads that  
4 protrude laterally from and extend through the peripheral side surface and an opposing peripheral  
5 side surface of the insulative housing.

1        80. (New) The device of claim 71, wherein the device is devoid of wire bonds, TAB  
2 leads and solder joints.

1        81. (New) A semiconductor package device, comprising:  
2            an insulative housing with a top surface, a bottom surface, a peripheral side surface  
3 between the top and bottom surfaces, and an inner side surface opposite the peripheral side  
4 surface, wherein the bottom surface includes a peripheral portion adjacent to the peripheral and  
5 inner side surfaces and a central portion within the peripheral portion adjacent to the inner side  
6 surface and spaced from the peripheral side surface, the peripheral portion is integral with the  
7 peripheral and inner side surfaces and non-integral with the central portion, the peripheral portion  
8 protrudes downwardly from the central portion, and the top and bottom surfaces, peripheral and  
9 inner side surfaces and peripheral and central portions are exposed;

10          a semiconductor chip within the insulative housing, wherein the chip includes an upper  
11 surface, a lower surface and an outer side surface between the upper and lower surfaces, the  
12 upper surface includes a conductive pad, faces towards the central portion and faces away from  
13 the top surface, and the insulative housing contacts and covers the lower surface; and

14           a lead that protrudes laterally from and extends through the peripheral side surface and is  
15   electrically connected to the pad, wherein an electrically conductive path between and in contact  
16   with the lead and the pad is devoid of a wire bond.

1           82. (New) The device of claim 81, wherein the insulative housing includes a first single-  
2   piece housing portion and a second single-piece housing portion, the first single-piece housing  
3   portion provides the top surface, the peripheral and inner side surfaces and the peripheral portion  
4   of the bottom surface, and the second single-piece housing portion provides the central portion of  
5   the bottom surface.

1           83. (New) The device of claim 82, wherein the first single-piece housing portion  
2   contacts the lower and outer side surfaces and is spaced from the upper surface.

1           84. (New) The device of claim 82, wherein the first single-piece housing portion  
2   contacts the entire lower surface.

1           85. (New) The device of claim 82, wherein the second single-piece housing portion is no  
2   closer to the top surface than the upper surface is to the top surface and is farther from the top  
3   surface than the lower surface is from the top surface.

1           86. (New) The device of claim 82, wherein the second single-piece housing portion  
2   contacts the electrically conductive path.

1           87. (New) The device of claim 81, wherein the peripheral portion of the bottom surface  
2   is outside a periphery of the chip, and the central portion of the bottom surface is within and  
3   outside the periphery of the chip.

1           88. (New) The device of claim 81, wherein the peripheral portion of the bottom surface  
2   is shaped as a rectangular peripheral ledge.

1        89. (New) The device of claim 81, wherein the device includes a plurality of leads, the  
2 chip includes a plurality of pads, each of the leads is electrically connected to one of the pads  
3 inside the insulative housing and outside the chip, and the leads are arranged as TSOP leads that  
4 protrude laterally from and extend through the peripheral side surface and an opposing peripheral  
5 side surface of the insulative housing.

1        90. (New) The device of claim 81, wherein the device is devoid of wire bonds, TAB  
2 leads and solder joints.

1        91. (New) A semiconductor package device, comprising:  
2              an insulative housing with a top surface, a bottom surface, a peripheral side surface  
3 between the top and bottom surfaces, and an inner side surface opposite the peripheral side  
4 surface, wherein the bottom surface includes a peripheral portion adjacent to the peripheral and  
5 inner side surfaces and a central portion within the peripheral portion adjacent to the inner side  
6 surface and spaced from the peripheral side surface, the peripheral portion is integral with the  
7 peripheral and inner side surfaces and non-integral with the central portion, the peripheral portion  
8 protrudes downwardly from the central portion, and the top and bottom surfaces, peripheral and  
9 inner side surfaces and peripheral and central portions are exposed;  
10             a semiconductor chip within the insulative housing, wherein the chip includes an upper  
11 surface, a lower surface and an outer side surface between the upper and lower surfaces, the  
12 upper surface includes a conductive pad, faces towards the central portion and faces away from  
13 the top surface, and the insulative housing contacts and covers the lower surface; and  
14             a lead that protrudes laterally from and extends through the peripheral side surface and is  
15 electrically connected to the pad, wherein an electrically conductive path between and in contact  
16 with the lead and the pad is devoid of a wire bond, and the lead and the electrically conductive  
17 path are no closer to the top surface than the upper surface is to the top surface.

1        92. (New) The device of claim 91, wherein the insulative housing includes a first single-  
2 piece housing portion and a second single-piece housing portion, the first single-piece housing  
3 portion provides the top surface, the peripheral and inner side surfaces and the peripheral portion

4 of the bottom surface, and the second single-piece housing portion provides the central portion of  
5 the bottom surface.

1 93. (New) The device of claim 92, wherein the first single-piece housing portion  
2 contacts the lower and outer side surfaces and is spaced from the upper surface.

1 94. (New) The device of claim 92, wherein the first single-piece housing portion  
2 contacts the entire lower surface.

1 95. (New) The device of claim 92, wherein the second single-piece housing portion is no  
2 closer to the top surface than the upper surface is to the top surface and is farther from the top  
3 surface than the lower surface is from the top surface.

1 96. (New) The device of claim 92, wherein the second single-piece housing portion  
2 contacts the electrically conductive path.

1 97. (New) The device of claim 91, wherein the peripheral portion of the bottom surface  
2 is outside a periphery of the chip, and the central portion of the bottom surface is within and  
3 outside the periphery of the chip.

1 98. (New) The device of claim 91, wherein the peripheral portion of the bottom surface  
2 is shaped as a rectangular peripheral ledge.

1 99. (New) The device of claim 91, wherein the device includes a plurality of leads, the  
2 chip includes a plurality of pads, each of the leads is electrically connected to one of the pads  
3 inside the insulative housing and outside the chip, and the leads are arranged as TSOP leads that  
4 protrude laterally from and extend through the peripheral side surface and an opposing peripheral  
5 side surface of the insulative housing.

1           100. (New) The device of claim 91, wherein the device is devoid of wire bonds, TAB  
2       leads and solder joints.

1           101. (New) A semiconductor package device, comprising:  
2       an insulative housing with a top surface, a bottom surface, a peripheral side surface  
3       between the top and bottom surfaces, and an inner side surface opposite the peripheral side  
4       surface, wherein the bottom surface includes a peripheral portion adjacent to the peripheral and  
5       inner side surfaces and a central portion within the peripheral portion adjacent to the inner side  
6       surface and spaced from the peripheral side surface, the peripheral portion is integral with the  
7       peripheral and inner side surfaces and non-integral with the central portion, the peripheral portion  
8       protrudes downwardly from the central portion, and the top and bottom surfaces, peripheral and  
9       inner side surfaces and peripheral and central portions are exposed;  
10       a semiconductor chip within the insulative housing, wherein the chip includes an upper  
11      surface, a lower surface and an outer side surface between the upper and lower surfaces, the  
12      upper surface includes a conductive pad, faces towards the central portion and faces away from  
13      the top surface, and the insulative housing contacts and covers the lower and outer side surfaces;  
14      and  
15       a lead that protrudes laterally from and extends through the peripheral side surface and is  
16       electrically connected to the pad, wherein the lead includes a recessed portion that contacts and  
17       extends into the insulative housing and is spaced from the top and bottom surfaces and does not  
18       overlap the chip and a non-recessed portion that contacts and extends outside the insulative  
19       housing and is adjacent to the recessed portion and the bottom surface, and an electrically  
20       conductive path between and in contact with the lead and the pad is devoid of a wire bond.

1           102. (New) The device of claim 101, wherein the insulative housing includes a first  
2       single-piece housing portion and a second single-piece housing portion, the first single-piece  
3       housing portion provides the top surface, the peripheral and inner side surfaces and the peripheral  
4       portion of the bottom surface, and the second single-piece housing portion provides the central  
5       portion of the bottom surface.

1           103. (New) The device of claim 102, wherein the first single-piece housing portion  
2 contacts the lower and outer side surfaces and is spaced from the upper surface.

1           104. (New) The device of claim 102, wherein the first single-piece housing portion  
2 contacts the entire lower surface.

1           105. (New) The device of claim 102, wherein the second single-piece housing portion is  
2 no closer to the top surface than the upper surface is to the top surface and is farther from the top  
3 surface than the lower surface is from the top surface.

1           106. (New) The device of claim 102, wherein the second single-piece housing portion  
2 contacts the electrically conductive path.

1           107. (New) The device of claim 101, wherein the peripheral portion of the bottom  
2 surface is outside a periphery of the chip, and the central portion of the bottom surface is within  
3 and outside the periphery of the chip.

1           108. (New) The device of claim 101, wherein the peripheral portion of the bottom  
2 surface is shaped as a rectangular peripheral ledge.

1           109. (New) The device of claim 101, wherein the device includes a plurality of leads,  
2 the chip includes a plurality of pads, each of the leads is electrically connected to one of the pads  
3 inside the insulative housing and outside the chip, and the leads are arranged as TSOP leads that  
4 protrude laterally from and extend through the peripheral side surface and an opposing peripheral  
5 side surface of the insulative housing.

1           110. (New) The device of claim 101, wherein the device is devoid of wire bonds, TAB  
2 leads and solder joints.

1           111. (New) A semiconductor package device, comprising:

2           an insulative housing with a top surface, a bottom surface, a peripheral side surface  
3   between the top and bottom surfaces, and an inner side surface opposite the peripheral side  
4   surface, wherein the bottom surface includes a peripheral portion adjacent to the peripheral and  
5   inner side surfaces and a central portion within the peripheral portion adjacent to the inner side  
6   surface and spaced from the peripheral side surface, the peripheral portion is integral with the  
7   peripheral and inner side surfaces and non-integral with the central portion, the peripheral portion  
8   protrudes downwardly from the central portion, and the top and bottom surfaces, peripheral and  
9   inner side surfaces and peripheral and central portions are exposed;

10           a semiconductor chip within the insulative housing, wherein the chip includes an upper  
11   surface, a lower surface and an outer side surface between the upper and lower surfaces, the  
12   upper surface includes a conductive pad, faces towards the central portion and faces away from  
13   the top surface, and the insulative housing contacts and covers the lower and outer side surfaces;  
14   and

15           a lead that protrudes laterally from and extends through the peripheral side surface and is  
16   electrically connected to the pad, wherein the lead includes a recessed portion that extends into  
17   the insulative housing and is spaced from the top and bottom surfaces and a non-recessed portion  
18   that extends outside the insulative housing and is adjacent to the recessed portion and contacts  
19   the insulative housing, the recessed and non-recessed portions each include four outer surfaces,  
20   three of the outer surfaces of the recessed and non-recessed portions that do not face in the same  
21   direction as the bottom surface are coplanar with one another where the recessed and non-  
22   recessed portions are adjacent to one another, one of the outer surfaces of the recessed and non-  
23   recessed portions that face in the same direction as the bottom surface are not coplanar with one  
24   another where the recessed and non-recessed portions are adjacent to one another, an electrically  
25   conductive path between and in contact with the lead and the pad is devoid of a wire bond, and  
26   the lead and the electrically conductive path are no closer to the top surface than the upper  
27   surface is to the top surface.

1           112. (New) The device of claim 111, wherein the insulative housing includes a first  
2   single-piece housing portion and a second single-piece housing portion, the first single-piece  
3   housing portion provides the top surface, the peripheral and inner side surfaces and the peripheral

4 portion of the bottom surface, and the second single-piece housing portion provides the central  
5 portion of the bottom surface.

1 113. (New) The device of claim 112, wherein the first single-piece housing portion  
2 contacts the lower and outer side surfaces and is spaced from the upper surface.

1 114. (New) The device of claim 112, wherein the first single-piece housing portion  
2 contacts the entire lower surface.

1 115. (New) The device of claim 112, wherein the second single-piece housing portion is  
2 no closer to the top surface than the upper surface is to the top surface and is farther from the top  
3 surface than the lower surface is from the top surface.

1 116. (New) The device of claim 112, wherein the second single-piece housing portion  
2 contacts the electrically conductive path.

1 117. (New) The device of claim 111, wherein the peripheral portion of the bottom  
2 surface is outside a periphery of the chip, and the central portion of the bottom surface is within  
3 and outside the periphery of the chip.

1 118. (New) The device of claim 111, wherein the peripheral portion of the bottom  
2 surface is shaped as a rectangular peripheral ledge.

1 119. (New) The device of claim 111, wherein the device includes a plurality of leads,  
2 the chip includes a plurality of pads, each of the leads is electrically connected to one of the pads  
3 inside the insulative housing and outside the chip, and the leads are arranged as TSOP leads that  
4 protrude laterally from and extend through the peripheral side surface and an opposing peripheral  
5 side surface of the insulative housing.

1           120. (New) The device of claim 111, wherein the device is devoid of wire bonds, TAB  
2   leads and solder joints.